

Syntax		Description	Status Affected
<b>addlw</b>	<b>number</b>	adds a <b>number</b> to the number in the <b>working</b> register.	C, DC, Z
<b>addwf</b>	<b>FileReg, dest</b>	adds the <b>working</b> register to the number in a <b>file</b> register and puts the result in <b>dest</b> .	C, DC, Z
<b>andlw</b>	<b>number</b>	<b>ANDs</b> a <b>number</b> with the <b>working</b> register, leaving the result in the <b>working</b> register.	Z
<b>andwf</b>	<b>FileReg, dest</b>	<b>ANDs</b> the <b>working</b> register with the number in the <b>file</b> register	Z
<b>bcf</b>	<b>FileReg, bit</b>	clears a <b>bit</b> in a <b>file</b> register	None
<b>bsf</b>	<b>FileReg, bit</b>	sets a <b>bit</b> in <b>file</b> register	None
<b>btfsc</b>	<b>FileReg, bit</b>	tests a <b>bit</b> in a <b>file</b> register and skips the next instruction if the result is clear	None
<b>btfss</b>	<b>FileReg, bit</b>	tests a <b>bit</b> in a <b>file</b> register and skips the next instruction if the result is set	None
<b>call</b>	<b>Sub</b>	<b>Call</b> a <b>subroutine</b> .	None
<b>clrf</b>	<b>FileReg</b>	clears the <b>file</b> register.	Z
<b>clrw</b>		clears the <b>working</b> register.	Z
<b>clrwtd</b>		clears the <b>watchdog</b> timer.	/TO, /PD
<b>comf</b>	<b>FileReg, dest</b>	<b>complements</b> (inverts) the <b>file</b> register.	Z
<b>decf</b>	<b>FileReg, dest</b>	<b>decrements</b> a <b>file</b> register.	Z
<b>decfsz</b>	<b>FileReg, dest</b>	<b>decrements</b> a <b>file</b> register and <b>skip</b> next instruction if result is <b>zero</b> .	None
<b>goto</b>	<b>label</b>	<b>Go to</b> the <b>label</b>	None
<b>incf</b>	<b>FileReg, dest</b>	<b>increments</b> a <b>file</b> register.	Z
<b>incfsz</b>	<b>FileReg, dest</b>	<b>increments</b> a <b>file</b> register and <b>skip</b> next instruction if result is <b>zero</b> .	None
<b>iorlw</b>	<b>number</b>	inclusive <b>ORs</b> a <b>number</b> with the <b>working</b> register	Z
<b>iorwf</b>	<b>FileReg, dest</b>	inclusive <b>ORs</b> the <b>working</b> register with the number in a <b>file</b> register.	Z
<b>movfw</b>	<b>FileReg</b>	<b>moves</b> (copies) the number in a <b>file</b> register into the <b>working</b> register. <b>movf FileReg, w</b> is equivalent.	Z
<b>movlw</b>	<b>number</b>	<b>moves</b> (copies) a <b>number</b> (literal) into the <b>working</b> register.	None
<b>movwf</b>	<b>FileReg</b>	<b>moves</b> (copies) the number in a <b>working</b> register into the <b>file</b> register.	None
<b>nop</b>		<b>no operation</b> .	None
<b>option</b>		moves the number in the <b>working</b> register into the <b>option</b> register. <i>16C5X only</i>	None
<b>retfie</b>		<b>returns from subroutine</b> and set the <b>Global Interrupt Enable</b> bit.	None
<b>retlw</b>	<b>number</b>	<b>returns from a subroutine</b> with a particular <b>number</b> (literal) in the <b>working</b> register	None
<b>return</b>		<b>returns from a subroutine</b>	None
<b>rlf</b>	<b>FileReg, dest</b>	rotates the bits in a <b>file</b> register to the left	C
<b>rrf</b>	<b>FileReg, dest</b>	rotates the bits in a <b>file</b> register to the right	C
<b>sleep</b>		makes the PIC <b>sleep</b> (low-power-mode)	/TO, /PD
<b>sublw</b>	<b>number</b>	<b>subtracts</b> the <b>working</b> register from a <b>number</b>	C, DC, Z
<b>subwf</b>	<b>FileReg, dest</b>	<b>subtracts</b> the <b>working</b> register from the number in <b>file</b> register.	C, DC, Z
<b>swapf</b>	<b>FileReg, dest</b>	<b>swaps</b> the two nibbles of the <b>file</b> register.	None
<b>tris</b>	<b>PORTX</b>	uses the number in the <b>working</b> register to specify which bits of a port are inputs (1) and outputs (0). <i>16C5X only</i>	None
<b>xorlw</b>	<b>number</b>	exclusive <b>ORs</b> a <b>number</b> with the <b>working</b> register	Z
<b>xorwf</b>	<b>FileReg, dest</b>	exclusive <b>ORs</b> the <b>working</b> register with the <b>file</b> register.	Z

## Register File Map - PIC16F84

00h	Indirect addr	Indirect addr	80h
01h	TMR0	OPTION	81h
02h	PCL	PCL	82h
03h	STATUS	STATUS	83h
04h	FSR	FSR	84h
05h	PORTA	TRISA	85h
06h	PORTB	TRISB	86h
07h			87h
08h	EEDATA	EECON1	88h
09h	EEADR	EECON2	89h
0Ah	PCLATH	PCLATH	8Ah
0Bh	INTCON	INTCON	8Bh
0Ch			8Ch
	68 General Purpose registers (SRAM)	Mapped in Bank 0	
4Fh			CFh
50h			D0h
7Fh			FFh
	Bank 0	Bank 1	

## STATUS Register (03h, 83h)

IRP	RP1	RP0	/TO	/PD	Z	DC	C
-----	-----	-----	-----	-----	---	----	---

- bit 7: **IRP**: Register select bank.  
0 = Bank 0, 1 (00h - FFh)  
1 = Bank 2, 3 (100h, 1FFh)
- bit 6-5: **RP1:RP0**: Register Bank Select bits.  
00 = Bank 0 (00h - 7Fh)  
01 = Bank 1 (80h - FFh)  
10 = Bank 2 (100h - 17Fh)  
11 = Bank 3 (180h - 1FFh)  
Only RP0 used by PIC16F84
- bit 4: **/TO**: Time-out bit.  
1 = After power-up, CLRWDT or SLEEP instruction  
0 = A WDT time-out occurred
- bit 3: **/PD**: Power-down bit.  
1 = After power-up or by the CLRWDT instruction.  
0 = By execution of the SLEEP instruction.
- bit 2: **Z**: Zero bit.
- bit 1: **DC**: Digit carry/borrow bit (for ADDWF and ADDLW instructions)  
1 = A carry-out from the 4<sup>th</sup> low order bit of the result occurred  
0 = No carry-out from the 4<sup>th</sup> low order bit of the result
- bit 0: **C**: Carry/borrow bit.

## OPTION Register (81h)

/RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0
-------	--------	------	------	-----	-----	-----	-----

- bit 7: **/RBPU**: PORTB Pull-up Enable bit  
1 = PORTB pull-ups are disabled  
0 = PORTB pull-ups are enabled
- bit 6: **INTEDG**: Interrupt Edge Select bit  
1 = Interrupt on rising edge of RB0/INT pin  
0 = Interrupt on falling edge of RB0/INT pin
- bit 5: **TOCS**: TMR0 Clock Source Select bit  
1 = Transition on RA4/TOCKI pin  
0 = Internal instruction cycle clock (CLKOUT)
- bit 4: **TOSE**: TMR0 Source Edge Select bit  
1 = Increment on high-to-low transition on RA4/TOCKI pin  
0 = Increment on low-to-high transition on RA4/TOCKI pin
- bit 3: **PSA**: Prescaler Assignment bit  
1 = Prescaler assigned to the WDT  
0 = Prescaler assigned to TMR0
- bit 2-0: **PS2:PS0**: Prescaler Rate Select bits

Bit Value	TMR0 Rate	WDT Rate
000	1 : 2	1 : 1
001	1 : 4	1 : 2
010	1 : 8	1 : 4
011	1 : 16	1 : 8
100	1 : 32	1 : 16
101	1 : 64	1 : 32
110	1 : 128	1 : 64
111	1 : 256	1 : 128

## INTCON Register (0Bh, 8Bh)

GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF
-----	------	------	------	------	------	------	------

- bit 7: **GIE**: Global Interrupt Enable bit.  
1 = Enables all un-masked interrupts  
0 = Disables all interrupts
- bit 6: **EEIE**: EE Write Complete Interrupt Enable bit.  
1 = Enables the EE write complete interrupt  
0 = Disables the EE write complete interrupt
- bit 5: **TOIE**: TMR0 Overflow Interrupt Enable bit  
1 = Enables the TMR0 interrupt  
0 = Disables the TMR0 interrupt
- bit 4: **INTE**: RB0/INT Interrupt Enable bit  
1 = Enables the RB0/INT interrupt  
0 = Disables the RB0/INT interrupt
- bit 3: **RBIE**: RB Port Change Interrupt Enable bit  
1 = Enables the RB port change interrupt  
0 = Disables the RB port change interrupt
- bit 2: **TOIF**: TMR0 overflow interrupt flag bit  
1 = TMR0 has overflowed  
0 = TMR0 did not overflow
- bit 1: **INTF**: RB0/INT Interrupt Flag bit  
1 = The RB0/INT interrupt occurred  
0 = The RB0/INT interrupt did not occur
- bit 0: **RBIF**: RB Port Change Interrupt Flag bit  
1 = When at least one of the RB7:RB4 pins changed state  
0 = None of the RB7:RB4 bits have changed state

NB: Bits 0 to 2 *must* be cleared in software before re-enabling interrupts!